

IN THE CLAIMS:

We claim:

1 1. A memory system comprising:
2 a plurality of T-RAM cells arranged in an array; and
3 first and second devices connected to the array, wherein each of the plurality of T-
4 RAM cells is fabricated by simultaneously fabricating a first portion of each of the plurality
5 of T-RAM cells and the first devices, and simultaneously fabricating a second portion of
6 each of the plurality of T-RAM cells and the second devices.

2 2. The memory system according to Claim 1, wherein the first portion of each of
the plurality of T-RAM cells is a transfer gate and the second portion of each of the plurality
of T-RAM cells is a gated-lateral thyristor storage element.

3 3. The memory system according to Claim 1, wherein each of the plurality of T-
RAM cells has a size of less than or equal to $6F^2$.

4 4. The memory system according to Claim 1, wherein the plurality of T-RAM
cells are fabricated on a semiconductor SOI or bulk wafer.

1 5. The memory system according to Claim 1, wherein the first devices are n-
2 MOS support devices and the second devices are p-MOS support devices.

1 6. The memory system according to Claim 1, wherein the first and second
2 devices are interconnected with the plurality of T-RAM cells.

1 7. The memory system according to Claim 1, wherein each of the plurality of T-
2 RAM cells has a planar cell structure.

1 8. A T-RAM array comprising:
2 a plurality of T-RAM cells; and
3 first and second devices interconnected with the plurality of T-RAM cells, wherein
4 each of the plurality of T-RAM cells is fabricated by simultaneously fabricating a first
5 portion of each of the plurality of T-RAM cells and the first devices, and simultaneously
6 fabricating a second portion of each of the plurality of T-RAM cells and the second devices.

1 9. The array according to Claim 8, wherein the first portion of each of the
2 plurality of T-RAM cells is a transfer gate and the second portion of each of the plurality of
3 T-RAM cells is a gated-lateral thyristor storage element.

1 10. The array according to Claim 8, wherein each of the plurality of T-RAM cells
2 has a size of less than or equal to $6F^2$.

1 11. The array according to Claim 8, wherein the plurality of T-RAM cells and the
2 first and second devices are fabricated on a semiconductor SOI or bulk wafer.

1 12. The array according to Claim 8, wherein the first devices are n-MOS support
2 devices and the second devices are p-MOS support devices.

1 13. The array according to Claim 1, wherein each of the plurality of T-RAM cells
2 has a planar cell structure.

1 14. A method for fabricating a T-RAM array having a plurality of T-RAM cells
2 and first and second devices on a semiconductor wafer, the method comprising the steps of:
3 simultaneously fabricating a first portion of each of the plurality of T-RAM cells and
4 the first devices; and
5 simultaneously fabricating a second portion of each of the plurality of T-RAM cells
6 and the second devices.

1 15. The method according to Claim 14, wherein each of the plurality of T-RAM
2 cells has a size of less than or equal to $6F^2$.

1 16. The method according to Claim 14, further comprising the step of fabricating
2 the plurality of T-RAM cells and the first and second devices on a semiconductor SOI or
3 bulk wafer.

1 17. The method according to Claim 14, wherein the first devices are n-MOS
2 support devices and the second devices are p-MOS support devices.

1 18. The method according to Claim 14, further comprising the step of
interconnecting the first and second devices with the plurality of T-RAM cells.

1 19. The method according to Claim 14, further comprising the step of fabricating
2 each of the plurality of T-RAM cells with a planar cell structure.

1 20. The method according to Claim 14, further comprising the step of forming
2 gate conductors for each of the plurality of T-RAM cells and for the first and second devices
prior to the fabricating steps.

1 21. The method according to Claim 14, wherein the step of simultaneously
2 fabricating the first portion of each of the plurality of T-RAM cells and the first devices
3 includes the steps of:
4 providing a mask to conceal the second devices and the second portion of each of the
5 plurality of T-RAM cells;
6 doping a portion of the semiconductor wafer with a first doping implant; and
7 doping a portion of the semiconductor wafer in proximity to the portion doped with
8 the first doping implant with a second doping implant.

1 22. The method according to Claim 21, wherein the first and second doping
2 implants are n-type doping implants.

23. The method according to Claim 21, wherein the step of doping a portion of the semiconductor wafer with a first doping implant includes the step of using an n-type arsenic implant at an energy in the range of 2-15 KeV and a dosage of between $8E14/cm^2$ and $3E15/cm^2$ as the first doping implant.

24. The method according to Claim 21, wherein the step of doping a portion of the semiconductor wafer with a second doping implant includes the step of selecting an n-type boron implant or an n-type BF₂ implant as the second doping implant.

25. The method according to Claim 24, wherein if the n-type boron implant is selected as the second doping implant, the method comprises the step of using an n-type boron implant at an energy in the range of 5-30 KeV and a dosage of between $4E13/cm^2$ and $1E14/cm^2$ for doping the portion of the semiconductor wafer; and wherein if the n-type BF₂ implant is selected as the second doping implant, the method comprises the step of using an n-type BF₂ implant at an energy in the range of 20-120 KeV and a dosage of between $4E13/cm^2$ and $1E14/cm^2$ for doping the portion of the semiconductor wafer.

26. The method according to Claim 14, wherein the step of simultaneously fabricating the second portion of each of the plurality of T-RAM cells while fabricating the second devices includes the steps of:

providing a mask to conceal the first devices and the first portion of each of the plurality of T-RAM cells;
doping a portion of the semiconductor wafer with a first doping implant; and
doping a portion of the semiconductor wafer in proximity to the portion doped with the first doping implant with a second doping implant.

27. The method according to Claim 26, wherein the first and second doping implants are p-type doping implants.

28. The method according to Claim 21, wherein the step of doping a portion of the semiconductor wafer with a first doping implant includes the step of selecting a p-type

boron implant or a p-type BF₂ implant as the first doping implant.

29. The method according to Claim 28, wherein if the p-type boron implant is selected as the first doping implant, the method comprises the step of using a p-type boron implant at an energy in the range of 0.5-2 KeV and a dosage of between 2E14/cm² and 8E14/cm² for doping the portion of the semiconductor wafer; and wherein if the p-type BF₂ implant is selected as the first doping implant, the method comprises the step of using a p-type BF₂ implant at an energy in the range of 3-15 KeV and a dosage of between 2E14/cm² and 8E14/cm² for doping the portion of the semiconductor wafer.

30. The method according to Claim 26, wherein the step of doping a portion of the semiconductor wafer with a second doping implant includes the step of selecting a p-type arsenic implant, a p-type phosphorus implant, or a p-type antimony implant as the second doping implant.

31. The method according to Claim 30, wherein if the p-type arsenic implant is selected as the second doping implant, the method comprises the step of using a p-type arsenic implant at an energy in the range of 50-120 KeV and a dosage of between 2E13/cm² and 8E13/cm² for doping the portion of the semiconductor wafer with the second doping implant; wherein if the p-type phosphorus implant is selected as the second doping implant, the method comprises the step of using a p-type phosphorus implant at an energy in the range of 25-60 KeV and a dosage of between 2E13/cm² and 8E13/cm² for doping the portion of the semiconductor wafer with the second doping implant; and wherein if the p-type antimony implant is selected as the second doping implant, the method comprises the step of using a p-type antimony implant at an energy in the range of 50-150 KeV and a dosage of between 2E13/cm² and 8E13/cm² for doping the portion of the semiconductor wafer with the second doping implant.

32. The method according to Claim 21, further comprising the step of forming a source/drain implant having a halo region in the doped regions of the semiconductor wafer.

33. The method according to Claim 32, wherein the step of forming a source/drain implant comprises the step of using an n-type implant.

34. The method according to Claim 32, wherein the step of forming a source/drain implant includes the step of selecting an n-type arsenic implant or an n-type phosphorus implant for implanting in the doped regions.

35. The method according to Claim 34, wherein if the n-type arsenic implant is selected for implanting in the doped regions, the method comprises the step of using an n-type arsenic implant at an energy in the range of 10-60 KeV and a dosage of between $3\text{E}15/\text{cm}^2$ and $1.5\text{E}16/\text{cm}^2$ for implanting in the doped regions; and wherein if the n-type phosphorus implant is selected for implanting in the doped regions, the method comprises the step of using an n-type phosphorus implant at an energy in the range of 5-30 KeV and a dosage of between $3\text{E}15/\text{cm}^2$ and $1.5\text{E}16/\text{cm}^2$ for implanting in the doped regions.

36. The method according to Claim 32, further comprising the step of forming sidewall spacers in proximity to gate conductors fabricated on the semiconductor wafer prior to the step of forming the source/drain implant.

37. The method according to Claim 26, further comprising the step of forming a source/drain implant having a halo region in the doped regions of the semiconductor wafer.

38. The method according to Claim 37, wherein the step of forming a source/drain implant comprises the step of using a p-type implant.

39. The method according to Claim 38, wherein the step of forming a source/drain implant includes the step of using a p-type boron implant having an energy in the range of 5-20 KeV and a dosage of between $2\text{E}15/\text{cm}^2$ and $5\text{E}15/\text{cm}^2$ for implanting in the doped regions.

1 40. The method according to Claim 37, further comprising the step of forming
2 sidewall spacers in proximity to gate conductors fabricated on the semiconductor wafer prior
3 to the step of forming the source/drain implant.

1 41. The method according to Claim 14, further comprising the step of
2 interconnecting the plurality of T-RAM cells and the first and second devices.

1 42. The method according to Claim 14, wherein the first portion of each of the
2 plurality of T-RAM cells is a transfer gate and the second portion of each of the plurality of
3 T-RAM cells is a gated-lateral thyristor storage element.

103210-820260